

**IEEE Conference** 

IEEE Standard

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

# Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "( ( clock forward<in>metadata ) <and> ( reset<in>metadata ) <and> ( clock mi..." Your search matched 0 of 1189536 documents.

e-mzii 📠 printer friendily

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

\* New Search

Modify Search

» Key (( clock forward<in>metadata ) <and> ( reset<in>metadata ) <and> ( clock miss<in>r

IEEE JNL IEEE Journal or Magazine Check to search only within this results set

IEE JNL IEE Journal or Display Format: 6 Citation 6 Citation & Abstract Magazine

CNF Proceeding

EECNF IEE Conference No results were found.

Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved

#Inspec

IEEE

STO



# Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "( ( clock <in>metadata ) <and> ( reset<in>metadata ) <and> ( clock miss<i..." Your search matched 0 of 1189536 documents.

e-mail printer triendly

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

#### » View Session History

» New Search

Modify Search

» Key

( ( clock <in>metadata ) <and> ( reset<in>metadata ) <and> ( clock miss<in>metadat |

HEEE JNL IEEE Journal or

IEE JNL

Magazine IEE Journal or

Magazine

Display Format:

Check to search only within this results set

Citation C Citation & Abstract

HEEE

**IEEE Conference** 

CNF

Proceeding

₩E CNF IEE Conference Proceeding

No results were found.

IEEE

**IEEE Standard** 

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

indexed by **#Inspec** 

STO

Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE -- All Rights Reserved



# Welcome United States Patent and Trademark Office

Author Search

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

OPTION 1

Quick Find an Author:

Enter a name to locate articles written by that author.

hartwell david

Example: Enter Lockett S to obtain a list of authors with the last name Lockett and the first initial S.

Hartwell H.

Hartwell J.

Select a name to view articles written by that author

Hartwell J. A.

Hartwell J. K.

Hartwell M.

Hartwell P. G.

Hartwell R. E.

Hartwell R. G.

Hartwell W. T.

**②** °

**OPTION 2** 

Browse alphabetically

Select a letter from the list.

<u>A B C D E F G H I J K L M N O P Q R S T U V W X Y Z</u>

Indexed by

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved



No Authors found beginning with letter: hartwell david

Welcome United States Patent and Trademark Office

Author Search

BROWSE

SEARCH

IEEE XPLORE GUIDE

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

SUPPORT

OPTION 1

Quick Find an Author:

Enter a name to locate articles written by that author.

hartwell david

>>

Example: Enter Lockett S to obtain a list of authors with the last name Lockett and the first initial S.

**②** 9

**OPTION 2** 

Browse alphabetically

Select a letter from the list.

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

I Inspec

•

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved



#### Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "( reset<in>metadata ) <and> ( clock system<in>metadata ) <and> ( pil<in&..." Your search matched 0 of 1189536 documents.

e-mail and printed triencity

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

\* New Search

» Key

**Modify Search** 

REEE JNL IEEE Journal or

Magazine

Check to search only within this results set

IEE Journal or IEE JNL

Magazine

Display Format:

© Citation C Citation & Abstract

( reset<in>metadata ) <and> ( clock system<in>metadata ) <and> ( pll<in>metadata )

HEEE

**IEEE Conference** 

CNF

Proceeding

MEE CNF IEE Conference Proceeding

No results were found.

IEEE

STO

IEEE Standard

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

indexed by

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE -- All Rights Reserved

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

+author:hartwell

.....

# THE ACU DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Term used **hartwell** 

Found 3 of 157,956

Relevance scale

Sort results by

Display

results

relevance

expanded form

Save results to a Binder Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 3 of 3

1 Namespaces semipermeable membranes for APL applications

window

Ronald C. Murray

September 1981 ACM SIGAPL APL Quote Quad, Proceedings of the international conference on APL. Volume 12 Issue 1

Full text available: pdf(455.65 KB) Additional Information: full citation, abstract, references, citings, index terms

Namespaces are proposed as an extension to APL which can provide for large APL applications the same sort of structure and communications control provided in living structures by semipermeable membranes. Living systems are partitioned by a variety of semipermeable membranes. Those membranes provide protection and isolation for subenvironments of the entity. They also control the flow of information and material between the subenvironments. Large applications designed f ...

Keywords: Exports, Imports, Interfaces, Name-bindings, Namespaces

Natural command names and initial learning: a study of text-editing terms

T. K. Landauer, K. M. Galotti, S. Hartwell

July 1983 Communications of the ACM, Volume 26 Issue 7

Additional Information: full citation, abstract, references, citings, index terms Full text available: pdf(1.06 MB)

In the first of two studies of "naturalness" in command names, computer-naive typists composed instructions to "someone else" for correcting a sample text. There was great variety in their task-descriptive lexicon and a lack of correspondence between both their vocabulary and their underlying conceptions of the editing operations and those of some computerized text editors. In the second study, computer-naive typists spent two hours learning minimal text-edit ...

**Keywords**: dialogue, human-computer interaction, user interfaces

3 The usability group at Reuters: virtually global

Greg Garrison, Robin Heath, Allison Jaynes

April 1996 Conference companion on Human factors in computing systems: common around

Full text available: pdf(206.80 KB) Additional Information: full citation, index terms

Results 1 - 3 of 3



#### Welcome United States Patent and Trademark Office

Search Results

**BROWSE** 

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "( reset<in>metadata ) <and> ( clock system<in>metadata ) <and> ( phase loop..." Your search matched 0 of 1189536 documents.

e-mzil and printer trionally

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search

» Key

WEE JNL IEEE Journal or

Magazine

IEE Journal or

IEE JNL Magazine

HEEE

CNF

REE

SID

**IEEE Conference** Proceeding

MEE CNF IEE Conference

Proceeding IEEE Standard

Display Formal:

Check to search only within this results set

© Citation C Citation & Abstract

( reset<in>metadata ) <and> ( clock system<in>metadata ) <and> ( phase loop<in>m

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

indexed by #Inspec Contact Us Privacy & Security

© Copyright 2005 IEEE -- All Rights Reserved



#### Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

| Results for "((reset <or>initialize <and> clock system <and> phased lock <or> pll)<in&'< th=""></in&'<></or></and></and></or> |
|---|
| Your search matched 3543 of 1189536 documents.  |

e-mail and printer friendly

|                  | ssion History                 | Modi   | fy S | earch   |
|------------------|-------------------------------|--------|------|---|
| » <u>New Sea</u> | rch                           |        |      | r>initialize <and> clock system <and> phased lock <or> pll)<in>metadata)</in></or></and></and>  |
| » Key            |                               |        |      | k to search only within this results set  |
| IEEE JN          | E IEEE Journal or<br>Magazine |        |      | k to search only within this results set  Format: © Citation C Citation & Abstract  |
| iee JNL          | IEE Journal or<br>Magazine    | Sight  | (G)  | Signal Granding Changing Abstract   |
| IEEE<br>CNF      | IEEE Conference Proceeding    | Select | Ą    | rticle Information View: 1-25   26-50   51-75   76-10   |
| IEE CNF          | IEE Conference<br>Proceeding  |        | 1.   | Measurement of wall voltage in reset discharge of AC plasma display Cho, T.S.; Kim, S.B.; Yun Jung; Yoonho Seo; Guangsup Cho; Choi, E.H.;   |
| IEEE<br>STD      | IEEE Standard                 |        |      | Plasma Science, 2002. ICOPS 2002. IEEE Conference Record - Abstracts. The 29th IEEE International Conference on 26-30 May 2002 Page(s):270  |
|                  |                               |        |      | AbstractPlus   Full Text: PDF(197 KB) 1888 CNF  |
|                  |                               |        | 2.   | Self-driven constant voltage reset circuit  Jitaru, I.D.;  Applied Power Electronics Conference and Exposition, 2003. APEC '03. Eighteenth Annual IEEE  |
|                  |                               |        |      | Volume 2, 9-13 Feb. 2003 Page(s):893 - 897 vol.2  |
|                  |                               | -      |      | AbstractPlus   Full Text: PDF(3561 KB) IEEE CNF   |
|                  |                               |        | 3.   | On the detection of reset faults; In synchronous sequential circuits Pomeranz, I.; Reddy, S.M.; VLSI Design, 1997. Proceedings., Tenth International Conference on 4-7 Jan. 1997 Page(s):470 - 474  |
|                  |                               |        |      | AbstractPlus   Full Text: PDF(560 KB) IEEE CNF  |
|                  |                               |        | 4.   | On the role of hardware reset in synchronous sequential circuit test generation Pomeranz, I.; Reddy, S.M.; Computers, IEEE Transactions on Volume 43, Issue 9, Sept. 1994 Page(s):1100 - 1105   |
|                  |                               |        |      | AbstractPlus   Full Text: PDF(624 KB) IEEE JNL  |
|                  |                               | m      | 5.   | Partial reset for synchronous sequential circuits using almost Independent reset signals<br>Dong Xiang; Yi Xu;<br>VLSI Test Symposium, 19th IEEE Proceedings on. VTS 2001<br>29 April-3 May 2001 Page(s):82 - 87                              |
|                  |                               |        |      | AbstractPlus   Full Text: PDF(408 KB) IEEE CNF  |
|                  |                               |        | 6.   | A new RMSP reset pulse for improved reset discharge controllability in AC PDP Jin Ho Yang; Woo Joon Chung; Jae Seong Kim; Jae Chul Jung; Ki-Woong Whang; Plasma Science, IEEE Transactions on Volume 32, Issue 1, Feb. 2004 Page(s):288 - 295 |
|                  |                               |        |      | AbstractPlus   References   Full Text: PDF(464 KB)   IEEE JNL   |
|                  |                               | m      | 7.   | Analysis of temporal noise in CMOS photodiode active pixel sensor Hui Tian; Fowler, B.; Gamal, A.E.; Solid-State Circuits, IEEE Journal of  |

Volume 36, Issue 1, Jan. 2001 Page(s):92 - 101 AbstractPlus | References | Full Text: PDF(228 KB) | IEEE JNL 8. Calculating resettability and reset sequences Pixley, C.; Beihl, G.; Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on 11-14 Nov. 1991 Page(s):376 - 379 AbstractPlus | Full Text: PDF(440 KB) IEEE CNF 9. Effects of pre-reset conditions on reset discharge from ramp reset waveforms in AC plasma display panel Bhum Jae Shin; Kyung Cheol Choi; Jeong Hyun Seo; Electron Devices, IEEE Transactions on Volume 52, Issue 1, Jan. 2005 Page(s):17 - 22 AbstractPlus | Full Text: PDF(664 KB) IEEE JNL 10. CDS noise reduction of partially reset charge-detection nodes Hynecek, J.; Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on] Volume 49, Issue 3, March 2002 Page(s):276 - 280 AbstractPlus | References | Full Text: PDF(275 KB) | IEEE JNL 11. Lock-in, Tracking, and acquisition of AGC-aided phase-locked loops Green, D.; Circuits and Systems, IEEE Transactions on Volume 32, Issue 6, Jun 1985 Page(s):559 - 568 AbstractPlus | Full Text: PDF(1208 KB) IEEE INL 12. The case for retiming with explicit reset circuitry Singhal, V.; Malik, S.; Brayton, R.K.; Computer-Aided Design, 1996. ICCAD-96. Digest of Technical Papers., 1996 IEEE/ACM International Conference on 10-14 Nov. 1996 Page(s):618 - 625 AbstractPlus | Full Text: PDF(792 KB) | IEEE CNF 13. High performance analog and digital PLL design Almaida, T.M.; Piedade, M.S.; Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on Volume 4, 30 May-2 June 1999 Page(s):394 - 397 vol.4 AbstractPlus | Full Text: PDF(352 KB) IEEE CNF 14. Phase-locked loop techniques. A survey  $\Box$ Guan-Chyun Hsieh; Hung, J.C.; Industrial Electronics, IEEE Transactions on Volume 43, Issue 6, Dec. 1996 Page(s):609 - 615 AbstractPlus | References | Full Text: PDF(640 KB) IEEE JNL 15. A low-jitter 125-1250-MHz process-independent and ripple-poleless 0.18-µm CMOS PLL based on a sample-reset loop filter Maxim, A.; Scott, B.; Schneider, E.M.; Hagge, M.L.; Chacko, S.; Stiurca, D.; Solid-State Circuits, IEEE Journal of Volume 36, Issue 11, Nov. 2001 Page(s):1673 - 1683 AbstractPlus | References | Full Text: PDF(420 KB) | IEEE JNL 16. A low-noise phase-locked loop design by loop bandwidth optimization 

Volume 35, Issue 6, June 2000 Page(s):807 - 815

Solid-State Circuits, IEEE Journal of

Kyoohyun Lim; Chan-Hong Park; Dal-Soo Kim; Beomsup Kim;

AbstractPlus | References | Full Text: PDF(368 KB) | IEEE JNL

|   | Weizman, Y.; Fefer, Y.; Sofer, S.; Baruch, E.; Electronics, Circuits and Systems, 2004. ICECS 2004. Proceedings of the 2004 11th IEEE International Conference on 13-15 Dec. 2004 Page(s):591 - 594  |
|---|--|
|   | AbstractPlus   Full Text: PDF(602 KB) IEEE CNF   |
|   | 18. Core reset considerations in magnetic pulse compression networks<br>Barrett, D.M.;<br>Pulsed Power Conference, 1995. Digest of Technical Papers. Tenth IEEE International<br>Volume 2, 3-6 July 1995 Page(s):1160 - 1165 vol.2   |
|   | AbstractPlus   Full Text: PDF(396 KB) IEEE CNF   |
|   | 19. A distributed cycle reset protocol for the high-speed LAN/MAN Gun Seo; Sun-Moo Kang; Dae-Young Kim; Hong-Bum Jeon; Local Computer Networks, 1995., Proceedings. 20th Conference on 16-19 Oct. 1995 Page(s):159 - 163   |
|   | AbstractPlus   Full Text: PDE(508 KB) IEEE CNF   |
| m | 20. Optimal loop bandwidth design for low noise PLL applications<br>Kyoohyun Lim; Seunghee Choi; Beomsup Kim;<br>Design Automation Conference 1997. Proceedings of the ASP-DAC '97. Asia and South Pacific<br>28-31 Jan. 1997 Page(s):425 - 428  |
|   | AbstractPlus   Full Text: PDF(340 KB) IEEE CNF   |
| С | 21. Design and optimization of a low jitter clock-conversion PLL for SONET/SDH optical transmitters van der Tang, J.D.; Vaucher, C.S.; Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on Volume 1, 2-5 Sept. 2001 Page(s):31 - 34 vol.1  |
|   | AbstractPlus   Full Text: PDF(368 KB) IEEE CNF   |
|   | 22. PLL structures for utility connected systems Arruda, L.N.; Silva, S.M.; Filho, B.J.C.; Industry Applications Conference, 2001. Thirty-Sixth IAS Annual Meeting. Conference Record of the 2001 IEEE Volume 4, 30 Sept4 Oct. 2001 Page(s):2655 - 2660 vol.4  AbstractRius   Full Text: PDF(2968 KB) IEEE CNF                   |
|   | 23. An all-digital PLL clock multiplier Olsson, T.; Nilsson, P.; ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on 6-8 Aug. 2002 Page(s):275 - 278 AbstractPlus   Full Text: PDE(305 KB) 接続にいま   |
|   | Australia II dir Text. I DI (000 No) aus ord   |
|   | 24. An analysis on the discharges in the reset period of RMSP (ramp biased multiple short pulse) method of AC PDP Jin Ho Yang; Hyun Sook Bae; Jae Sung Kim; Jae Chul Jeong; Ki Woong Whang; Plasma Science, 2003. ICOPS 2003. IEEE Conference Record - Abstracts. The 30th International Conference on 2-5 June 2003 Page(s):224 |
|   | AbstractPlus   Full Text: PDF(171 KB) 표표표 CNF  |
|   | 25. Pipeline-level control of self-resetting pipelines  Ejnioui, A.; Alsharqawi, A.;  Digital System Design, 2004. DSD 2004. Euromicro Symposium on  |
|   | 31 Aug3 Sept. 2004 Page(s):342 - 349 <u>AbstractPlus</u>   Full Text: <u>PDF</u> (347 KB)  |
|   | •  |



View: 1-25 | <u>26-50</u> | <u>51-75</u> | <u>76-100</u>



**IEEE Standard** 

Your search matched 3543 of 1189536 documents.

Home | Login | Logout | Access Information | Aleits | Sitemap | Help

#### Welcome United States Patent and Trademark Office

Search Results

FEE

STD

BROWSE

Results for "((reset <or>initialize <and> clock system <and> phased lock <or> pll)<in&..."

A maximum of 100 recults are displayed, 25 to a page, corted by Polovance in Descending order

SEARCH

IEEE XPLORE GUIDE

SUPPORT

e-mail printer triendly

| A Maxill                     | ium of 100 results an          | e uispiayeu  | 1, 23 to a page, soited by Relevance in Descending order.  | •   |
|------------------------------|--------------------------------|--|--|---|
| » <u>View Se</u><br>» New Se | ession History                 | Modi   | fy Search  |   |
| » Key                        |                                | ((reset <or>initialize <and> clock system <and> phased lock <or> pli) <in>metadata)</in></or></and></and></or> |  | <b>∞</b>  |
|                              |                                |  | check to search only within this results set   |   |
| IEEE JI                      | NE IEEE Journal or<br>Magazine |  | ay Format: 6 Citation C Citation & Abstract  |   |
| IEE JNI                      | L IEE Journal or<br>Magazine   |  |  |   |
| IEEE<br>CNF                  | IEEE Conference<br>Proceeding  | Select   | Article Information  | View: <u>1-25</u>   <b>26-50</b>   <u>51-75</u>   <u>76-100</u> |
| IEE CN                       | F IEE Conference<br>Proceeding |  | 26. RCD reset dual switch forward DC/DC converter Yilei Gu; Xiaoming Gu; Lijun Hang; Yu Du; Zhengyu Lu; Zhaoming Power Electronics Specialists Conference, 2004. PESC 04. 2004 I | •   |

Volume 2, 20-25 June 2004 Page(s):1465 - 1469 Vol.2

AbstractPlus | Full Text: PDF(387 KB) IEEE CNF

27. A 0.16-2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation Maxim, A.;
Solid-State Circuits, IEEE Journal of
Volume 40, Issue 1, Jan. 2005 Page(s):110 - 131
AbstractPlus | Full Text: PDF(1472 KB) IEEE JNL

28. Performance of PLL-based optical OPPM communication systems

Lin, L.; Kiasaleh, K.;
Communications, IEEE Transactions on
Volume 42, Issue 234, FEBRUARY/MARCH/APRIL 1994 Page(s):1528 - 1532

AbstractPlus | Full Text: PDF(432 KB) IEEE JNL

29. Integration of InGaAsP/InP optoelectronic bistable switches with a function of optical erasing
Matsuda, K.; Adachi, H.; Chino, T.; Shibata, J.;

Volume 11, Issue 10, Oct. 1990 Page(s):442 - 444

AbstractPlus | Full Text: PDF(272 KB) | IEEE JNL

30. A multiple-crystal interface PLL with VCO realignment to reduce phase noise
Sheng Ye; Jansson, L.; Galton, I.;
Solid-State Circuits, IEEE Journal of
Volume 37, Issue 12, Dec. 2002 Page(s):1795 - 1803
AbstractPlus | References | Full Text: PDE(547 KB) IEEE JNL

31. Jitter optimization based on phase-locked loop design parameters
Mansuri, M.; Chih-Kong Ken;
Solid-State Circuits, IEEE Journal of
Volume 37, Issue 11, Nov. 2002 Page(s):1375 - 1382

AbstractPlus | References | Full Text: PDE(697 KB) IEEE JNL

32. On a periodic training sequence in DFE to reduce the steady-state error probability
Wulich, D.; Geva, A.;
Communications, IEEE Transactions on
Volume 47, Issue 9, Sept. 1999 Page(s):1288 - 1292

AbstractPlus | References | Full Text: PDF(144 KB) | IEEE JNL

|            | 33. Pipeline-level control of self-resetting stage pipelines  Ejnioui, A.; Alsharqawi, A.;  Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast Workshop on 20-23 June 2004 Page(s):389 - 392   |
|------------|--|
|            | AbstractPlus   Full Text: PDF(369 KB)   IEEE CNF   |
| <b></b>    | 34. Induced end-of-life errors in a fast settling PLL Endres, T.J.; Calvetti, G.T.; Kirkpatrick, J.B.; Frequency Control Symposium, 1993. 47th., Proceedings of the 1993 IEEE International 2-4 June 1993 Page(s):261 - 269  |
|            | AbstractPlus   Full Text: PDF(460 KB) IEEE CNF   |
|            | 35. Active reset circuit for forward converter to reduce losses and to increase duty cycle range Quigley, T.J.; Peterson, W.A.; Li, F.X.H.; Applied Power Electronics Conference and Exposition, 1995. APEC '95. Conference Proceedings 1995., Tenth Annual  |
|            | Issue 0, 5-9 March 1995 Page(s):309 - 314 vol.1 <u>AbstractPlus</u>   Full Text: <u>PDF</u> (340 KB)   |
|            |  |
|            | 36. Improvements in pulse transformer performance achieved using pulsed reset circuitry Adler, R.J.; Stein, J.; Ashcraft, B.; Richter-Sand, R.J.; Pulsed Power Conference, 1997. Digest of Technical Papers. 1997 11th IEEE International Volume 1, 29 June-2 July 1997 Page(s):616 - 620 vol.1  |
|            | AbstractPlus   Full Text: PDF(280 KB)   IEEE CNF   |
| <b></b>    | 37. Third-order phase-locked loops using dual loops with improved stability Kamata, M.; Shono, T.; Saba, T.; Sasase, I.; Mori, S.; Communications, Computers and Signal Processing, 1997. '10 Years PACRIM 1987-1997 - Networking the Pacific Rim'. 1997 IEEE Pacific Rim Conference on Volume 1, 20-22 Aug. 1997 Page(s):338 - 341 vol.1  |
|            | AbstractPlus   Full Text: PDF(264 KB)   IEEE CNF   |
| m          | 38. A 1.8 V/3.5 mA 1.1 GHz/300 MHz CMOS dual PLL frequency synthesizer IC for RF communications Lo, S.; Olgaard, C.; Rose, D.; Custom Integrated Circuits Conference, 1998., Proceedings of the IEEE 1998  |
|            | 11-14 May 1998 Page(s):571 - 574<br><u>AbstractPlus</u>   Full Text: <u>PDF</u> (480 KB)   ፥ፎፎፎ ርእና  |
|            | Little Control of the |
|            | 39. Characterization, simulation and modeling of PLL under irradiation using HDL-A Martinez, I.; Delatte, P.; Flandre, D.; Behavioral Modeling and Simulation, 2000. Proceedings. 2000 IEEE/ACM International Workshop on  |
|            | 19-20 Oct. 2000 Page(s):57 - 61 <u>AbstractPlus</u>   Full Text: <u>PDF(</u> 272 KB)   |
|            | 40. Investigations for minimum invasion digital only built-in "ramp" based test techniques for charge  |
| <b>4</b> ) | pump PLL's Burbidge, M.J.; Poullet, F.; Tijou, J.; Richardson, A.; European Test Workshop, 2002. Proceedings. The Seventh IEEE 26-29 May 2002 Page(s):95 - 102   |
|            | AbstractPlus   Full Text: PDF(260 KB)  |
|            | 41. Modeling, Design and Characterization of a New Low-Jitter Analog Dual Tuning LC-VCO PLL Architecture  Nonis, R.; DaDalt, N.; Palestri, P.; Selmi, L.;  Solid-State Circuits, IEEE Journal of  Volume 40, Issue 6, June 2005 Page(s):1303 - 1309  |
|            | AbstractPlus   Full Text: PDF/864 KB)   FFE !NE  |

42. Analysis of the photosite reset in FGA image sensors Hynecek, J.; Electron Devices, IEEE Transactions on Volume 37, Issue 10, Oct. 1990 Page(s):2193 - 2200 AbstractPlus | Full Text: PDF(648 KB) | IEEE JNL 43. PLL design technique by a loop-trajectory analysis taking decision-circuit phase margin into account for over-10-Gb/s clock and data recovery circuits Kishine, K.; Fujimoto, K.; Kusanagi, S.; Ichino, H.; Solid-State Circuits, IEEE Journal of Volume 39, Issue 5, May 2004 Page(s):740 - 750 AbstractPlus | References | Full Text: PDF(576 KB) IEEE JNL 44. A switch-mode approach to efficiently and flexibly generating reset waveforms for AC PDPs Tsai-Fu Wu; Chien-Chih Chen; Chien-Chou Chen; Wen-Fa Hsu; Industry Applications, IEEE Transactions on Volume 39, Issue 2, March-April 2003 Page(s):431 - 442 AbstractPlus | References | Full Text: PDF(671 KB) | IEEE JNL 45. An enhanced-performance CMOS imager with a flushed-reset photodiode pixel Pain, B.; Guang Yang; Cunningham, T.J.; Wrigley, C.; Hancock, B.; Electron Devices, IEEE Transactions on Volume 50, Issue 1, Jan. 2003 Page(s):48 - 56 AbstractPlus | References | Full Text: PDF(511 KB) | IEEE JNL 46. DLT replacement and synchronization in the digital hybrid PLL frequency synthesizer Heung-Gyoon Ryu; Eung-jin Ahn; Consumer Electronics, IEEE Transactions on Volume 48, Issue 1, Feb. 2002 Page(s):151 - 156 AbstractPlus | Full Text: PDF(387 KB) IEEE JNL 47. A new triple-controlled type frequency synthesizer using simplified DDFS-driven digital hybrid PLL system Heung-Gyoon Ryu; Yun-Young Kim; Hyeong-Man Yu; Hyun-Seok Lee; Consumer Electronics, IEEE Transactions on Volume 48, Issue 1, Feb. 2002 Page(s):63 - 71 AbstractPlus | Full Text: PDF(506 KB) IEEE JNL 48. A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz Boerstler, D.W.; Solid-State Circuits, IEEE Journal of Volume 34, Issue 4, April 1999 Page(s):513 - 519 AbstractPlus | References | Full Text: PDF(672 KB) IEEE JNL 49. A frequency steered phase-locked loop \_\_\_ Hill, M.T.; Cantoni, A.; Communications, IEEE Transactions on Volume 45, Issue 6, June 1997 Page(s):737 - 743 AbstractPlus | References | Full Text: PDF(184 KB) | IEEE JNL 50. Input band-pass limiting in a PLL: its influence on interference-induced bifurcation Stensby, J.; Tillman, M.; System Theory, 2004. Proceedings of the Thirty-Sixth Southeastern Symposium on 2004 Page(s):328 - 332 AbstractPlus | Full Text: PDF(1568 KB) IEEE CNF

View: 1-25 | 26-50 | 51-75 | 76-100

Indexed by

This Page Blank (uspto)



#### Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

| Results for "((reset <or>initialize <and> clock system <and> phased lock <or> pll)</or></and></and></or> | in&" |
|--|------|
| Your search matched 3543 of 1189536 documents.   |      |

e-mail aprinter friendly

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

|             | sion History ·               | Modi     | ify Search  |   |
|-------------|------------------------------|----------|---|---|
| New Search  |                              |          | et <or>initialize <and> clock system <and></and></and></or>   | > phased lock <or> pll)<in>metadata)</in></or>  |
| » Key       |                              | <u> </u> | Check to search only within this results  |   |
| IEEE JNI    | IEEE Journal or<br>Magazine  |          | · · · · · · · · · · · · · · · · · · ·   |   |
| IEE JNL     |                              | ມເສນ     | elay Format: 🌘 Citation 🎧 Cita  | audit & Abstract  |
| IEEE<br>CNF | IEEE Conference Proceeding   | Select   | Article Information   | View: <u>1-25   26-50</u>   <b>51-75</b>   <u>76-10</u>   |
| IEE CNF     | IEE Conference<br>Proceeding |          | pump phase locked loops   | chip closed loop transfer function monitoring for embedded charg                                    |
| STD         | IEEE Standard                |          | Burbidge, M.J.; Tijou, J.; Richard<br>Design, Automation and Test in<br>2003 Page(s):496 - 501                                  | eson, A.; Europe Conference and Exhibition, 2003  |
|             |                              |          | AbstractPlus   Full Text: PDF(35  | 50 KB) IEEE CNF   |
|             |                              |          | Murakami, N.; Yamasaki, M.;   | condition for a single-ended forward converter conference, 1988. PESC '88 Record., 19th Annual IEEE |
|             |                              |          | AbstractPlus   Full Text: PDF(32  |   |
|             |                              | m        | Park, D.K.; Mori, S.;   |   |
|             |                              |          | <u>AbstractPlus</u>   Full Text: <u>PDF(</u> 34   | IS KB) IEEE CNF   |
|             |                              | <b>o</b> | Shirahama, H.; Taniguchi, K.; Na  | echnical Papers. 1993 Symposium on  |
|             |                              |          | AbstractPlus   Full Text: PDF(26  | 38 KB) IEEE CNF   |
|             |                              |          | 55. Augmented partial reset Mathew, B.; Saab, D.G.; Computer-Aided Design, 1993. I Conference on 7-11 Nov. 1993 Page(s):716 - 7 | ICCAD-93. Digest of Technical Papers., 1993 IEEE/ACM International                                  |
|             |                              |          | AbstractPlus   Full Text: PDF(39  | 92 KB) IEEE CNF   |
|             |                              |          | Chen, A.Y.; Fitz, M.P.; Sethare,  | nference, 1994. GLOBECOM '94. 'Communications: The Global Bridge'                                   |
|             | •.                           |          | AbstractPlus I Full Text: PDF(53  | $\cdot$   |

|   | 57. Use of anti-reset windup in integral control based learning and repetitive control Yeong Soon Ryu; Longman, R.W.; Systems, Man, and Cybernetics, 1994. 'Humans, Information and Technology'., 1994 IEEE International Conference on         |
|---|---|
|   | Volume 3, 2-5 Oct. 1994 Page(s):2617 - 2622 vol. 3  |
|   | AbstractPlus   Full Text: PDF(524 KB) IEEE CNF  |
| П | 58. A 5 to 10 GHz low spurious triple tuned type PLL synthesizer driven by frequency converted DDS unit Tajima, K.; Imai, Y.; Kanagawa, Y.; Itoh, K.;   |
|   | Microwave Symposium Digest, 1997., IEEE MTT-S International Volume 3, 8-13 June 1997 Page(s):1217 - 1220 vol.3  |
|   | AbstractPlus   Full Text: PDF(376 KB) IEEE CNF  |
|   | 59. A digitally temperature compensated compact PLL module  Kobayashi, T.; Iwamoto, H.; Hara, T.;  Frequency Control Symposium, 1997., Proceedings of the 1997 IEEE International   |
|   | 28-30 May 1997 Page(s):969 - 974 <u>AbstractPlus</u>   Full Text: <u>PDF</u> (340 KB)   |
|   | AUSTRACTIUS   FUIT TEXT. FUT (340 ND) REEE CRE  |
|   | 60. Dual loop DSP-PLL with wide frequency acquisition range and fast frequency acquisition Obote, S.; Sumi, Y.; Syoubu, K.; Fukui, Y.; Itoh, Y.; Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on |
|   | Volume 4, 31 May-3 June 1998 Page(s):393 - 396 vol.4 <u>AbstractPlus</u>   Full Text: <u>PDF(256 KB)</u> REEE CNF   |
|   | LEGISCHIE (1 all 1944 LEI (2001-6) August 614   |
| D | 61. Partial reset methodologies for improving random-pattern testability and BIST of sequential circuits  Huy Nguyen; Roy, R.; Chatterjee, A.;  |
|   | VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on 4-7 Jan. 1998 Page(s):199 - 204  |
| • | AbstractPlus   Full Text: PDF(620 KB)   |
| m | 62. Coherent optical PSK systems with balanced PLL receivers for nonlinear PLL model Djordjevic, I.B.; Stefanovic, M.C.; Djordjevic, G.T.; Telecommunications in Modern Satellite, Cable and Broadcasting Services, 1999. 4th International     |
|   | Conference on<br>Volume 1,  13-15 Oct. 1999 Page(s):337 - 340 vol.1   |
|   | AbstractPlus   Full Text: PDF(332 KB) IEEE CNF  |
|   |   |
|   | 63. Verification of delayed-reset domino circuits using ATACS<br>Belluomini, W.; Myers, C.J.; Hofstee, H.P.;<br>Advanced Research in Asynchronous Circuits and Systems, 1999. Proceedings., Fifth International<br>Symposium on                 |
|   | 19-21 April 1999 Page(s):3 - 12   |
|   | AbstractPlus   Full Text: PDF(144 KB) IEEE CNF  |
|   | 64. A 250 MHz low jitter adaptive bandwidth PLL<br>Lee, J.; Kim, B.;  |
|   | Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International 15-17 Feb. 1999 Page(s):346 - 347   |
|   | AbstractPlus   Full Text: PDF(272 KB) IEEE CNF  |
| n | 65. Forced oscillations in reset control systems  Beker, O.; Hollot, C.V.; Chait, Y.;  Decision and Control, 2000. Proceedings of the 39th IEEE Conference on   |
|   | Volume 5, 12-15 Dec. 2000 Page(s):4825 - 4826 vol.5 <u>AbstractPlus</u>   Full Text: <u>PDF</u> (144 KB)   IEEE CNF   |
|   |   |
|   | 66.  Very short locking time PLL based on controlled gain technique  Fourar Y Sawan M Savaria Y   |

Electronics, Circuits and Systems, 2000. ICECS 2000. The 7th IEEE International Conference on Volume 1, 17-20 Dec. 2000 Page(s):252 - 255 vol.1 AbstractPlus | Full Text: PDF(256 KB) | IEEE CNF 67. An alternative approach to efficiently and flexibly generating reset waveforms for AC PDP Tsai-Fu Wu; Chien-Chih Chen; Chien-Chou Chen; Wen-Fu Hsu; Applied Power Electronics Conference and Exposition, 2002. APEC 2002. Seventeenth Annual IEEE Volume 2, 10-14 March 2002 Page(s):904 - 910 vol.2 AbstractPlus | Full Text: PDF(324 KB) | IEEE CNF 68. Measurement of wall voltage in reset discharge of plasma display panel Park, K.D.; Jeung, Y.; Ryu, C.G.; Choi, J.H.; Kim, S.B.; Oh, P.Y.; Jeon, S.H.; Choi, E.H.; Vacuum Electronics, 2003 4th IEEE International Conference on 28-30 May 2003 Page(s):142 AbstractPlus | Full Text: PDF(157 KB) | IEEE CNF 69. Pipeline design based on self-resetting stage logic Ejnioui, A.; Alsharqawi, A.; VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on 19-20 Feb. 2004 Page(s):254 - 257 AbstractPlus | Full Text: PDF(260 KB) IEEE CNF 70. A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces Dao-Long Chen; Solid-State Circuits, IEEE Journal of Volume 31, Issue 8, Aug. 1996 Page(s):1170 - 1176 AbstractPlus | References | Full Text: PDF(880 KB) IEEE JNL 71. Development of the PID controller Bennett, S.; Control Systems Magazine, IEEE Volume 13, Issue 6, Dec. 1993 Page(s):58 - 62, 64-5 AbstractPlus | Full Text: PDF(1316 KB) IEEE JNL 72. Damping factor influence on linewidth requirements for optical PSK coherent detection systems Norimatsu, S.; Iwashita, K.; Lightwave Technology, Journal of Volume 11, Issue 7, July 1993 Page(s):1226 - 1233 AbstractPlus | Full Text: PDF(592 KB) IEEE JNL 73. A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors Buchwald, A.W.; Martin, K.W.; Oki, A.K.; Kobayashi, K.W.; Solid-State Circuits, IEEE Journal of Volume 27, Issue 12, Dec. 1992 Page(s):1752 - 1762 AbstractPlus | Full Text: PDF(768 KB) IEEE JNL 74. Analysis of the PLL jitter due to power/ground and substrate noise Heydari, P.; Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on] Volume 51, Issue 12, Dec. 2004 Page(s):2404 - 2416 AbstractPlus | References | Full Text: PDF(944 KB) | IEEE JNL 75. PLL-based battery charge circuit topology Liang-Rui Chen; Industrial Electronics, IEEE Transactions on Volume 51, Issue 6, Dec. 2004 Page(s):1344 - 1346



View: 1-25 | 26-50 | 51-75 | 76-100

AbstractPlus | References | Full Text: PDF(184 KB) IEEE JNL



# Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

| Results for "((reset <or>initialize <and> clock system <and> phased lock <or> pll)<in&"< th=""><th><b>©</b></th></in&"<></or></and></and></or> | <b>©</b> |
|--|----------|
| Your search matched 3543 of 1189536 documents.   |          |

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail aprinter triendly

| » New Sea   | ssion History<br>rch          | Modi       | fy Search  |  |
|-------------|-------------------------------|------------|--|--|
|             |                               | ((rese     | t <or>initialize <and> clock system <and> phased lock <or> pll)<in>metada</in></or></and></and></or>   | ta) >>   |
| » Key       |                               | По         | heck to search only within this results set  |  |
| IEEE JN     | E IEEE Journal or<br>Magazine | Displ      | ay Format: 🌘 Citation 🦵 Citation & Abstract  |  |
| IEE JNL     | IEE Journal or<br>Magazine    |            |  |  |
| IEEE<br>CNF | IEEE Conference<br>Proceeding | Select     | Article Information  | View: <u>1-25   26-50</u>   <u>51-75</u>   <b>76-100</b> |
| IEE CNF     | IEE Conference<br>Proceeding  |            | 76. A digitally controlled PLL for SoC applications Olsson, T.; Nilsson, P.; Solid-State Circuits, IEEE Journal of   |  |
| IEEE<br>STD | IEEE Standard                 |            | Volume 39, Issue 5, May 2004 Page(s):751 - 760   |  |
| ****        |                               |            | AbstractPlus   References   Full Text: PDF (376 KB)   IEEE JN  | L  |
|             |                               | · <b>f</b> | 77. A 2.4-GHz ring-oscillator-based CMOS frequency synthesis architecture Zhinian Shu; Ka Lok Lee; Leung, B.H.; Solid-State Circuits, IEEE Journal of Volume 39, Issue 3, March 2004 Page(s):452 - 462 | zer with a fractional divider dual-PLL                   |
|             |                               |            | AbstractPlus   References   Full Text: PDF(720 KB)   IEEE JN   | L.   |
|             |                               | <u></u>    | 78. Analysis of switching characteristics of the digital hybrid in Heung-Gyoon Ryu; Hyun-Seok Lee; Vehicular Technology, IEEE Transactions on Volume 52, Issue 4, July 2003 Page(s):1044 - 1048        | PLL frequency synthesizer                                |
|             |                               |            | AbstractPlus   References   Full Text: PDF(469 KB) 1888 JN   | <b>L</b>   |
|             |                               |            | 79. Loop-parameter optimization of a PLL for a low-jitter 2.5-G 8 DEMUX Kishine, K.; Ishii, K.; Ichino, H.; Solid-State Circuits, IEEE Journal of Volume 37, Issue 1, Jan. 2002 Page(s):38 - 50        | b/s one-chip optical receiver IC with 1:                 |
|             |                               |            | AbstractPlus   References   Full Text: PDF(311 KB) IEEE JN   | <b>1.</b>  |
|             |                               | <b></b>    | 80. A 4-GHz clock system for a high-performance system-on-a Ingino, J.M.; von Kaenel, V.R.; Solid-State Circuits, IEEE Journal of  | -chip design   |
|             | ·                             |            | Volume 36, Issue 11, Nov. 2001 Page(s):1693 - 1698 <u>AbstractPlus   References   Full Text: PDF(247 KB)   IEEE JN</u>   | L  |
|             |                               |            | 81. The addressing characteristics of an alternating current pl ramping reset pulse  | ;  |
|             |                               |            | Joong Kyun Kim; Jin Ho Yang; Woo Joon Chung; Ki Woong W<br>Electron Devices, IEEE Transactions on<br>Volume 48, Issue 8, Aug. 2001 Page(s):1556 - 1563   | hang;  |
|             |                               |            | AbstractPlus   References   Full Text: PDF(160 KB)   IEEE JN   | L.   |

Decision-directed PLL for coherent optical pulse CDMA systems in the presence of multiuser

 $\Box$ 

82.

|          | interference, laser phase noise, and shot noise   |
|----------|---|
|          | Wei Huang; Andonovic, I.; Tur, M.;  |
|          | Lightwave Technology, Journal of Volume 16, Issue 10, Oct. 1998 Page(s):1786 - 1794   |
|          | AbstractPlus   References   Full Text: PDF(296 KB) IEEE JNL   |
|          |   |
|          | 83. Optimum phase-acquisition technique for charge-pump PLL Gyoung-Tae Roh; Yong Hoon Lee; Beomsup Kim; Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] Volume 44, Issue 9, Sept. 1997 Page(s):729 - 740 |
|          | AbstractPlus   References   Full Text: PDF(408 KB)  |
| <b></b>  | 84. Second-Order Phase-Lock-Loop Acquisition Time in the Presence of Narrow-Band Gaussian Noise<br>Goldman, S.;<br>Communications, IEEE Transactions on [legacy, pre - 1988]  |
|          | Volume 21, Issue 4, Apr 1973 Page(s):297 - 300  |
|          | AbstractPlus   Full Text: PDF(424 KB)   IEEE JNL  |
|          | Of Nation Proposition of DLA Contains   |
| <b></b>  | 85. Noise Properties of PLL Systems  Kroupa, V.;  |
|          | Communications, IEEE Transactions on [legacy, pre - 1988] Volume 30, Issue 10, Oct 1982 Page(s):2244 - 2252   |
|          | AbstractPlus   Full Text: PDF(744 KB) IEEE JNL  |
|          | 86. The Optimum Closed-Loop Transfer Function of a Phase-Locked Loop Used for Synchronization Purposes  |
|          | Moeneclaey, M.; Communications, IEEE Transactions on [legacy, pre - 1988] Volume 31, Issue 4, Apr 1983 Page(s):549 - 553  |
|          | AbstractPlus   Full Text: PDF(432 KB) IEEE JNL  |
|          |   |
|          | 87. A compact, low-power low-jitter digital PLL Fahim, A.M.;  |
|          | Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th European 16-18 Sept. 2003 Page(s):101 - 104   |
|          | AbstractPlus   Full Text: PDF(466 KB) IEEE CNF  |
|          | 88. A low voltage, 10-2550MHz, 0.15/spl mu/ CMOS, process and divider modulus independent PLL using zero-VT MOSFETs   |
|          | Maxim, A.; Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th European 16-18 Sept. 2003 Page(s):105 - 108  |
|          | AbstractPlus   Full Text: PDF(616 KB)   IEEE CNF  |
|          |   |
| <b></b>  | <sup>3</sup> 89. The bit error probability performance for a digital PLL based MPSK demodulator   |
|          | Cramer, R.JM.; Fitz, M.P.; Military Communications Conference, 1991. MILCOM '91, Conference Record, 'Military Communications in a Changing World'., IEEE 4-7 Nov. 1991 Page(s):101 - 106 vol.1  |
|          | AbstractPlus   Full Text: PDF(400 KB) IEEE CNF  |
|          |   |
| <b>.</b> | 90. High resolution multi-frequency digital phase locked loop Efendovich, A.; Afek, Y.; Sella, C.; Bikowsky, Z.; Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on 3-6 May 1993 Page(s):1128 - 1131 vol.2  |
|          | AbstractPlus   Full Text: PDF(336 KB)   IEEE CNF  |
|          |   |
|          | 91. A very fast three-mode retiming PLL with low jitter and wide operating margin Shirahama, H.; Taniguchi, K.; Tsukahara, O.;  |

Circuits and Systems, 1994. APCCAS '94., 1994 IEEE Asia-Pacific Conference on 5-8 Dec. 1994 Page(s):340 - 345 AbstractPlus | Full Text: PDF(472 KB) | IEEE CNF 92. A 150 mW, 155 MHz phase locked loop with low jitter VCO McNeill, J.; Croughwell, R.; DeVito, L.; Gasinov, A.; Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on Volume 3, 30 May-2 June 1994 Page(s):49 - 52 vol.3 AbstractPlus | Full Text: PDF(256 KB) | IEEE CNF 93. A 360 MHz 3 V CMOS PLL with 1 V peak-to-peak power supply noise tolerance Zhong-Xuan Zhang; He Du; Man Shek Lee; Solid-State Circuits Conference, 1996. Digest of Technical Papers. 43rd ISSCC., 1996 IEEE International 8-10 Feb. 1996 Page(s):134 - 135, 431 AbstractPlus | Full Text: PDF(872 KB) IEEE CNF 94. A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation Von Kaenel, V.; Aebischer, D.; Piguet, C.; Dijkstra, E.; Solid-State Circuits Conference, 1996. Digest of Technical Papers. 43rd ISSCC., 1996 IEEE International 8-10 Feb. 1996 Page(s):132 - 133, 431 AbstractPlus | Full Text: PDF(896 KB) IEEE CNF 95. A 0.18 µm CMOS hot-standby phase-locked loop using a noise-immune adaptive-gain voltage-controlled oscillator Mizuno, M.; Furuta, K.; Andoh, T.; Tanabe, A.; Tamura, T.; Miyamoto, H.; Furukawa, A.; Yamashina, M.; Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSCC, 1995 IEEE International 15-17 Feb. 1995 Page(s):268 - 269, 377 AbstractPlus | Full Text: PDF(724 KB) IEEE CNF 96. A frequency steered phase locked loop Hill, M.T.; Cantoni, A.; Performance, Computing, and Communications Conference, 1997. IPCCC 1997., IEEE International 5-7 Feb. 1997 Page(s):76 - 81 AbstractPlus | Full Text: PDF(476 KB) REEE CNF 97. On full reset as a design-for-testability technique Pomeranz, I.; Reddy, S.M.; VLSI Design, 1997. Proceedings., Tenth International Conference on 4-7 Jan. 1997 Page(s):534 - 536 AbstractPlus | Full Text: PDF(332 KB) IEEE CNF 98. Decision-directed PLL used for coherent optical pulse CDMA systems in the presence of multiuser interference, laser phase noise and shot noise Wei Huang; Andonovic, I.; Tur, M.; Spread Spectrum Techniques and Applications, 1998. Proceedings., 1998 IEEE 5th International Symposium on Volume 3, 2-4 Sept. 1998 Page(s):762 - 766 vol.3 AbstractPlus | Full Text: PDF(580 KB) IEEE CNF 99. MOSFET synchronous rectification with constant current transformer reset circuit Adachi, T.; Miyachika, E.; Kuwabara, K.; Kudo, K.; Power Electronics Specialists Conference, 1998. PESC 98 Record. 29th Annual IEEE Volume 2, 17-22 May 1998 Page(s):1219 - 1224 vol.2 AbstractPlus | Full Text: PDF(400 KB) | IEEE CNF ··· Analysis of coupling mechanism and solution for EFT noise on semiconductor device level Soo-Hyung Kim; Jung-Young Nam; Kyung-Il Ouh; Sang-Jun Hong; Chae-Bok Rim;

Electromagnetic Interference and Compatibility '99. Proceedings of the International Conference on

6-8 Dec. 1999 Page(s):120 - 125

AbstractPlus | Full Text: PDF(300 KB) IEEE CNF



View: 1-25 | 26-50 | 51-75 | 76-100

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE -- All Rights Reserved

Indexed by Illinspec\*